

P.S. Software House
Marketing And Research Co.
P.O. Box 966
Mishawaka, IN 46544
(219) 255-3408

Dear PET owner;


Thank you for your order. We at PET-SHACK take great Pride in our Products and hope you are completely satisfied. In fact we Guarantee your satisfaction or we will Sadly but Promptly refund your money.

Take a look at the enclosed list of our Fine Products and see if there is anything else we can serve you with.

We solicit your suggestions on improvements and New products.

We hope to be able to serve you again.

Sincerely,



Larry R. Shallenberger President

**P.S. Software House
Marketing And Research Co.
P.O. Box 966
Mishawaka, IN 46544**

ERRATA: Corrections and Differences for the PET schematics.

On the CPU board layout, three misprints were found.

G1	should be	SN74154
E4	should be	74LS154
B7	should be	6520

It was brought to my attention by one of my customers that on his PET the ROM's are 24 pin #901447-01 to 07 with the 01's being replaced by 09's to eliminate the problem of losing the curser. With this series, there is no need for additional chips for decoding or inverting signals. I do not have the pin-outs for this series as of yet. After I have compiled a substantial list of changes, I will send this list to all who request it.

PETSHACK Software House

MARKETING AND RESEARCH COMPANY

P. O. Box 966 Mishawaka, Indiana 46544

(219) 255 3408

Re. ROM & RAM chips:

The ROM chips and the RAM chips used in your PET may not be the same as used in the authors PET. According to the best information I have been able to get at this time, Commodore is using two different chips of each. For the RAM's they are using either the 6550 or the 2114(6114) and for the ROM's they are either using the 6540 or the 2316(6316). Even though the pin-outs are different, the function is identical so the actual wiring should be identical, with the exception of the Chip Select lines.


Where the 2316 is used in place of the 6540, inverters have to be added in line to two of the Chip Select lines (CS1, CS2, or CS3). The implementation of the 2114 in place of the 6550 is a bit more difficult in that it has only one Chip Select line. A 74LS139 has to be added to decode the Address lines to replace the missing Chip Select lines. A partial schematic is included to show the changes.

Enclosed in this package are the specification and Pin-Out sheets of all five chips mentioned.


If you find any other differences, I would appreciate it if you would let me know so that I can update future schematics.




LARRY R. SHALLENBERGER President




PET CONSOLE WIRING





9VATP4




Y2 & Y6 TO VERTICAL COIL ON DEFLECTION YOKE
Y4 & Y0 TO HORIZ. COIL ON DEFLECTION YOKE

NOTE: THIS SYMBOL  INDICATES A WIRE LEAD ENDING @ DEFLECTION YOKE (MARKED "Y") OR CRT (TUBE; MARKED "T").

TUBE	PIN #	WIRE #	COLOR
	1	T5	GREEN
	2	T4	YELLOW
	3	T1	BROWN
	4	T0	BLACK
	5		N.C.
	6	T2	RED
	7	T6	BLUE

VIDEO MONITOR

1 2 3 4 5 6 7 8 9 10



 H G F E D C B A

NOT USED:
 2F
 4F
 6F
 8F
 10F


1 A	2 A	1 B	2 B	1 C	2 C	1 D	2 D	1 E	2 E	1 F	1 G	2 G	1 H	2 H
3 A	4 A	3 B	4 B	3 C	4 C	3 D	4 D	3 E	4 E	3 F	3 G	4 G	3 H	4 H
5 A	6 A	5 B	6 B	5 C	6 C	5 D	6 D	5 E	6 E	5 F	5 G	6 G	5 H	6 H
7 A	8 A	7 B	8 B	7 C	8 C	7 D	8 D	7 E	8 E	7 F	7 G	8 G	7 H	8 H
9 A	10 A	9 B	10 B	9 C	10 C	9 D	10 D	9 E	10 E	9 F	9 G	10 G	9 H	10 H

NOTE: EACH NUMBER AND LETTER COMBINATION IN THE SQUARES ABOVE (KEY BOARD KEYS) REFERS TO THE CORRESPONDING NUMBER AND LETTER ON THE CONNECTOR J-5 (SEE PARTS LAYOUT).


PET KEYBOARD



Temp Drawing
f.s.



Temp Drawing
AD.



6550

RANDOM ACCESS MEMORY

(1024 X 4)

The 6550 is a high performance, low power, 4K bit, static, read/write random access memory organized as 1024 words by 4 bits per word. It operates on a single 5V power supply and requires minimum buffering and CS decoding.

All interface signal levels are identical to TTL specification, providing high noise immunity and simplified system design. All inputs are purely capacitive MOS loads with no DC current requirements. The output will drive two standard TTL loads and 100 pf.

The 6550 cycle operation is controlled by the ϕ_2 Clock. Addresses are presented to the address pin when ϕ_2 Clock is low and are latched on chip to the rising edge of the ϕ_2 Clock. The Chip Select and Read/Write signals are static and can be presented to the memory at any time. Data In and Data Out signals share common I/O pins and are unable to receive or transmit data when ϕ_2 Clock is high.


The 6550 outputs are in the high impedance state whenever the memory is de-selected, ϕ_2 Clock is low or Read/Write is low.

FEATURES

1K x 4 Organization	Fully Static Data Storage - No Refreshing
Single 5V Power Supply	High Speed - Access Times Down to 200 ns
Full TTL Compatibility	Low Operating Power - 450 mW Typical
Four CS Inputs	Single Phase TTL Level Clock
High Output Drive - Two Standard TTL Load and 100 pf	

PIN CONNECTIONS

<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>
1	A ₀	8	A ₆	15	DB ₂
2	A ₁	9	A ₇	16	DB ₃
3	A ₂	10	A ₈	17	V _{DD}
4	A ₃	11	A ₉	18	CS ₄
5	A ₄	12	R/W	19	CS ₃
6	A ₅	13	DB ₀	20	CS ₂
7	ϕ_2	14	DB ₁	21	CS ₁
				22	V _{SS}



MOS TECHNOLOGY, INC.
VALLEY FORGE CORPORATE CENTER (215) 666-7950
950 RITTENHOUSE ROAD, NORRISTOWN, PA. 19401

PRELIMINARY

DATA

SHEET

JULY 1977

6540/6541

READ ONLY MEMORIES

The 6540 and 6541 16K Read Only Memories are monolithic N-channel metal-gate arrays manufactured with a low-threshold process and utilizing both enhancement and depletion mode MOS transistors.

Three-state outputs provide bus-compatibility with microprocessor-based memory systems. The ROM's are organized as 2048 words of 8 bits each.

Mask options provide user specification of chip select equations, allowing addressing anywhere within a 65K memory space without external decode circuitry (6540).

FEATURES

Interface with TTL, DTL or MOS

Single +5V supply

High speed operation
(300 ns access)

Three-state outputs


Complete address control

No external components required

No system slow-down

Five chip selects (6540)

Two chip selects (6541)




MAXIMUM RATINGS

<u>RATING</u>	<u>SYMBOL</u>	<u>VOLTAGE</u>	<u>UNIT</u>
Supply Voltage	V_{CC}	-0.3 to +7.0	V
Input/Output Voltage	V_{IN}	-0.3 to +7.0	V
Operating Temperature	T_{OP}	0 to 70	°C
Storage Temperature	T_{STG}	-55 to +150	°C



ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 5\%$ $V_{SS} = 0 \text{ V}$; $T_A = 25^\circ\text{C}$)

<u>CHARACTERISTIC</u>	<u>SYMBOL</u>	<u>MIN.</u>	<u>TYP.</u>	<u>MAX.</u>	<u>UNIT</u>
Input High Voltage	V_{IH}	$V_{SS}+2.0$	-	V_{CC}	V
Input Low Voltage	V_{IL}	$V_{SS}-.3$	-	$V_{SS}+.8$	V
Input Leakage Current (A_0 - A_{10} , C_{S1} , C_{S2} , ϕ_2)	I_{IN}		1.0	2.5	μA
Leakage Current for High Impedance (Three State) Outputs: $V_{IN} = 0.4 \text{ V}$ to 2.4 V	I_{TSI}		1.0	10.0	μA
Output High Voltage: $V_{CC} = \text{Min}$ $I_{LOAD} \leq -100\mu\text{A}$	V_{OH}	$V_{SS}+2.4$			V
Output Low Voltage $V_{CC} = \text{Min}$ $I_{LOAD} \leq 1.6 \text{ mA}$	V_{OL}			$V_{SS}+.4$	V
Output Low Current (sinking) $V_{OL} \leq .4 \text{ V}$	I_{OL}	1.6			mA
Supply Current I_{CC}			110	150	mA



PIN CONNECTIONS

<u>PIN</u>	<u>6540</u>	<u>6541</u>	<u>PIN</u>	<u>6540</u>	<u>6541</u>
1	V_{ss}	GND	15	A_6	A_{10}
2	CS_5	A_0	16	\emptyset_2	DB_7
3	CS_4	A_3	17	CS_1	DB_6
4	CS_3	A_4	18	AI_0	DB_5
5	A_0	A_3	19	DB_7	DB_4
6	A_1	A_4	20	DB_6	DB_3
7	A_2	A_5	21	DB_5	DB_2
8	A_3	A_9	22	DB_4	DB_1
9	A_4	V_{cc}	23	DB_3	DB_0
10	A_5	A_8	24	DB_2	GS_2
11	A_9	A_7	25	DB_1	
12	V_{cc}	A_6	26	DB_0	
13	A_8	$\overline{\emptyset_2}$	27	CS_2	
14	A_7	CS_1	28	N.C.	





1024x4 Static Random Access Memory

SY2114 MEMORY PRODUCTS


- 300 ns Maximum Access
- Low Operating Power Dissipation
0.1 mW/Bit
- No Clocks or Strokes Required
- Identical Cycle and Access Times
- Single +5V Supply
- Totally TTL Compatible:
All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400 mv Noise Immunity
- High Density 18 Pin Package

The SY2114 is a 4096-Bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 2 TTL loads.

The SY2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5V supply. A separate Chip Select (\overline{CS}) input allows easy selection of an individual device when outputs are or-tied.

The SY2114 is packaged in an 18-pin DIP for the highest possible density and is fabricated with N-channel, Ion Implanted, Silicon-Gate technology — a technology providing excellent performance characteristics as well as protection against contamination allowing the use of low cost packaging techniques.


PIN CONFIGURATION



ORDERING INFORMATION

Order Number	Package Type	Access Time	Supply Current (Max)	Temperature Range
SYC2114	Ceramic	450nsec	100mamp	0°C to 70°C
SYP2114	Molded	450nsec	100mamp	0°C to 70°C
SYC2114-3	Ceramic	300nsec	100mamp	0°C to 70°C
SYP2114-3	Molded	300nsec	100mamp	0°C to 70°C
SYC2114L	Ceramic	450nsec	70mamp	0°C to 70°C
SYP2114L	Molded	450nsec	70mamp	0°C to 70°C
SYC2114L-3	Ceramic	300nsec	70mamp	0°C to 70°C
SYP2114L-3	Molded	300nsec	70mamp	0°C to 70°C

BLOCK DIAGRAM



RAMs



• P.O. Box 552 • Santa Clara, CA 95052 • Telephone (408) 984-8900 • TWX: 910-338-0135



2048x8 Static Read Only Memory

SY2316A SY2316B

MEMORY PRODUCTS

- 2048x8 Bit Organization
- Single +5 Volt Supply
- Metal Mask Programming
- Two Week Prototype Turnaround
- Access Time—550ns /450ns (max.)
- Totally Static Operation
- Completely TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- SY2316A – Replacement for Intel 2316A
- SY2316B – Pin Compatible with 2708 EPROM
– Replacement for Two 2708s


The SY2316A and SY2316B high performance read only memories are organized 2048 words by 8 bits with access times of less than 550 ns and 450 ns. These ROMs are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. These devices offer TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply.

The SY2316A/B operate totally asynchronously. No clock input is required. The three programmable Chip Select inputs allow eight 16K ROMs to be OR-tied without external decoding. Both devices offer three-state output buffers for memory expansion.


Designed to replace two 2708 8K EPROMs, the SY2316B can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

ROMs

PIN CONFIGURATION



BLOCK DIAGRAM



ORDERING INFORMATION

Order Number	Package Type	Access Time	Temperature Range
SYC2316A	Ceramic	550ns	0°C to +70°C
SYP2316A	Plastic	550ns	0°C to +70°C
SYC2316B	Ceramic	450ns	0°C to +70°C
SYP2316B	Plastic	450ns	0°C to +70°C

A custom number will be assigned by Synertek.



Synertek • P.O. Box 552 • Santa Clara, CA 95051 • Telephone (408) 984-8900 • TWX: 910-338-0135

B-10K-7/76



ROMs

ABSOLUTE MAXIMUM RATINGS*

Ambient Operating Temperature	0° to +70°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

T_A = 0°C to +70°C, V_{CC} = 5.0V ± 5% (unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V _{OH}	Output HIGH Voltage	2.4	V _{CC}	Volts	V _{CC} = 4.75V, I _{OH} = -200 μA
V _{OL}	Output LOW Voltage		0.4	Volts	V _{CC} = 4.75V, I _{OL} = 2.1 mA
V _{IH}	Input HIGH Voltage	2.0	V _{CC}	Volts	
V _{IL}	Input LOW Voltage	-0.5	0.8	Volts	See Note 1
I _{LI}	Input Load Current		10	μA	V _{CC} = 5.25V, 0V ≤ V _{in} ≤ 5.25V
I _{LO}	Output Leakage Current		10	μA	Chip Deselected
I _{CC}	Power Supply Current		98	mA	V _{out} = +0.4V to V _{CC} Output Unloaded V _{CC} = 5.25V, V _{in} = V _{CC}

Note 1: Input levels that swing more negative than -0.5V will be clamped and may cause damage to the device.

A.C. CHARACTERISTICS

T_A = 0°C to +70°C, V_{CC} = 5.0V ± 5% (unless otherwise specified)

Symbol	Parameter	SY2316B		SY2316A		Units	Test Conditions
		Min.	Max.	Min.	Max.		
t _{ACC}	Address Access Time		450		550	ns	Output load: 1 TTL load and 100 pF
t _{CO}	Chip Select Delay		250		300	ns	Input transition time: 20ns
t _{DF}	Chip Deselect Delay		250		300	ns	Timing reference levels:
t _{OH}	Previous Data Valid After Address Change Delay	20		20		ns	Input: 1.5V Output: 0.8V and 2.2V


CAPACITANCE

t_A = 25°C, f = 1.0MHz, See Note 2

Symbol	Parameter	Min.	Max.	Units	Test Conditions
C _i	Input Capacitance		7	pF	All pins except pin under test tied to AC ground
C _o	Output Capacitance		10	pF	

Note 2: This parameter is periodically sampled and is not 100% tested.

TIMING DIAGRAM



TTL
MSI

**TYPES SN54LS138, SN54LS139, SN54S138, SN54S139,
SN74LS138, SN74LS139, SN74S138, SN74S139
DECODERS/DEMULTIPLEXERS**

BULLETIN NO. DL-S 7611804, DECEMBER 1972—REVISED OCTOBER 1976

- Designed Specifically for High-Speed: Memory Decoders Data Transmission Systems
- 'S138 and 'LS138 3-to-8-Line Decoders Incorporate 3 Enable Inputs to Simplify Cascading and/or Data Reception
- 'S139 and 'LS139 Contain Two Fully Independent 2-to-4-Line Decoders/ Demultiplexers
- Schottky Clamped for High Performance

TYPE	TYPICAL PROPAGATION DELAY (3 LEVELS OF LOGIC)	TYPICAL POWER DISSIPATION
'LS138	22 ns	32 mW
'S138	8 ns	245 mW
'LS139	22 ns	34 mW
'S139	7.5 ns	300 mW

description


These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast-enable circuit the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

The 'LS138 and 'S138 decode one-of-eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.


The 'LS139 and 'S139 comprise two individual two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.

All of these decoders/demultiplexers feature fully buffered inputs each of which represents only one normalized Series 54LS/74LS load ('LS138, 'LS139) or one normalized Series 54S/74S load ('S138, 'S139) to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design. Series 54LS and 54S devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74LS and 74S devices are characterized for 0°C to 70°C industrial systems.

SN54LS138, SN54S138 . . . J OR W PACKAGE
SN74LS138, SN74S138 . . . J OR N PACKAGE
(TOP VIEW)




SN54LS139, SN54S139 . . . J OR W PACKAGE
SN74LS139, SN74S139 . . . J OR N PACKAGE
(TOP VIEW)



7

TYPES SN54LS138, SN54S138, SN54LS139, SN54S139 SN74LS138, SN74S138, SN74LS139, SN74S139 DECODERS/DEMULTIPLEXERS


functional block diagrams and logic



'LS138, 'S138
FUNCTION TABLE

INPUTS				OUTPUTS								
ENABLE		SELECT										
G1	G2*	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H	H
H	L	L	L	H	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	H	L	H
H	L	L	L	H	H	H	H	H	H	H	H	L

*G2 = G2A + G2B
H = high level, L = low level, X = irrelevant




'LS139, 'S139
(EACH DECODER/DEMULTIPLEXER)
FUNCTION TABLE

INPUTS			OUTPUTS			
ENABLE	SELECT					
G	B	A	Y0	Y1	Y2	Y3
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

H = high level, L = low level, X = irrelevant

schematics of inputs and outputs



ORDERING INFORMATION

Device	Temperature Range	Package
MC3446	0°C to +70°C	Plastic DIP

MC3446

QUAD GENERAL PURPOSE INTERFACE BUS (G.P.I.B.) TRANSCEIVER

The MC3446 is a quad bus transceiver intended for usage in instruments and programmable calculators equipped for interconnection into complete measurement systems. This transceiver allows the bidirectional flow of digital data and commands between the various instruments. The transceiver provides four open-collector drivers and four receivers featuring hysteresis.

- Tailored to Meet the IEEE Standard 488-1975 (Digital Interface for Programmable Instrumentation) and the Proposed IEC Standard on Instrument Interface
- Provides Electrical Compatibility with Hewlett Packard Interface Bus. (HP-IB)
- MOS Compatible with High Impedance Inputs
- Driver Output Guaranteed Off During Power Up/Power Down
- Low Power – Average Power Supply Current = 12 mA
- Termination Resistors Provided


5

**QUAD INTERFACE BUS TRANSCEIVER
SILICON MONOLITHIC INTEGRATED CIRCUIT**




**P SUFFIX
PLASTIC PACKAGE
CASE 648**

TYPICAL MEASUREMENT SYSTEM APPLICATION



PIN CONNECTIONS



R1 = 2.4 k
R2 = 5.0 k

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	7.0	Vdc
Input Voltage	V_I	6.5	Vdc
Driver Output Current	$I_{O(D)}$	150	mA
Junction Temperature	T_J	150	$^\circ\text{C}$
Operating Ambient Temperature Range	T_A	0 to +70	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS (Unless otherwise noted, $4.75\text{ V} < V_{CC} < 5.25\text{ V}$ and $0 < T_A < 70^\circ\text{C}$, typical values are at $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$)

Characteristic	Symbol	Min	Typ	Max	Unit
DRIVER PORTION					
Input Voltage – High Logic State	$V_{IH(D)}$	2.0	–	–	V
Input Voltage – Low Logic State	$V_{IL(D)}$	–	–	0.8	V
Input Current – High Logic State ($V_{IH} = 2.4\text{ V}$)	$I_{IH(D)}$	–	5.0	20	μA
Input Current – Low Logic State ($V_{IL} = 0.4\text{ V}$, $V_{CC} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$)	$I_{IL(D)}$	–	0.2	0.36	mA
Input Clamp Voltage ($I_{IC} = -12\text{ mA}$)	$V_{IC(D)}$	–	–	-1.5	V
Output Voltage – High Logic State (1) ($V_{IH(S)} = 2.4\text{ V}$ or $V_{IH(D)} = 2.0\text{ V}$)	$V_{OH(D)}$	2.5	3.3	3.7	V
Output Voltage – Low Logic State ($V_{IL(S)} = 0.8\text{ V}$, $V_{IL(D)} = 0.8\text{ V}$, $I_{OL(D)} = 48\text{ mA}$)	$V_{OL(D)}$	–	–	0.4	V
Input Breakdown Current ($V_{I(D)} = 5.5\text{ V}$)	$I_{IB(D)}$	–	–	1.0	mA

RECEIVER PORTION

Input Hysteresis	–	400	900	–	mV
Input Threshold Voltage – Low to High Output Logic State	$V_{ILH(R)}$	–	1.78	2.0	V
Input Threshold Voltage – High to Low Output Logic State	$V_{IH(L)(R)}$	0.6	0.88	–	V
Output Voltage – High Logic State ($V_{IH(R)} = 2.0\text{ V}$, $I_{OH(R)} = -400\mu\text{A}$)	$V_{OH(R)}$	2.4	–	–	V
Output Voltage – Low Logic State ($V_{IL(R)} = 0.8\text{ V}$, $I_{OL(R)} = 80\text{ mA}$)	$V_{OL(R)}$	–	–	0.4	V
Output Short-Circuit Current ($V_{IH(R)} = 2.0\text{ V}$) (Only one output may be shorted at a time)	$I_{OS(R)}$	4.0	–	14	mA

BUS LOAD CHARACTERISTICS

Bus Voltage ($V_{IH(E)} = 2.4\text{ V}$) ($I_{BUS} = -12\text{ mA}$)	$V_{(BUS)}$	2.5	3.3	3.7	V
Bus Current ($V_{IH(O)} = 2.4\text{ V}$, $V_{BUS} \geq 5.0\text{ V}$) ($V_{IH(D)} = 2.4\text{ V}$, $V_{BUS} = 0.4\text{ V}$) ($V_{BUS} < 5.5\text{ V}$)	$I_{(BUS)}$	0.7	–	–	mA
		-1.3	–	-3.2	
		–	–	2.5	

TOTAL DEVICE POWER CONSUMPTION

Power Supply Current (All Drivers OFF)	I_{CC}	–	12	19	mA
(All Drivers ON)		–	32	39	

SWITCHING CHARACTERISTICS ($V_{CC} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	Min	Typ	Max	Unit
DRIVER PORTION					
Propagation Delay Time from Driver Input to Low Logic State Bus Output	$t_{PHL(D)}$	–	34	50	ns
Propagation Delay Time from Driver Input to High Logic State Bus Output	$t_{PLH(D)}$	–	17	40	ns
Propagation Delay Time from Enable Input to Low Logic State Bus Output	$t_{PHL(E)}$	–	39	50	ns
Propagation Delay Time from Enable Input to High Logic State Bus Output	$t_{PLH(E)}$	–	32	50	ns
RECEIVER PORTION					
Propagation Delay Time from Bus Input to High Logic State Receiver Output	$t_{PLH(R)}$	–	37	50	ns
Propagation Delay Time from Bus Input to Low Logic State Receiver Output	$t_{PHL(R)}$	–	22	40	ns



Synertek®



3050 Coronado Drive, Santa Clara, CA. 95051
(408) 984-8900 TWX 910-338-0135

SY6500

SY6500 MICROPROCESSORS

The SY6500 Microprocessor Family Concept ----

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SY6500 group are software compatible within the group and are bus compatible with the M6800 product offering.

The family includes five microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for the multi processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz and 2 MHz ("A" suffix on product numbers) maximum operating frequencies.

Features of the SY6500 Family

- . Single five volt supply
- . N channel, silicon gate, depletion load technology
- . Eight bit parallel processing
- . 56 Instructions
- . Decimal and binary arithmetic
- . Thirteen addressing modes
- . True indexing capability
- . Programmable stack pointer
- . Variable length stack
- . Interrupt capability
- . Non-maskable interrupt
- . Use with any type or speed memory
- . Bi-directional Data Bus
- . Instruction decoding and control
- . Addressable memory range of up to 65K bytes
- . "Ready" input
- . Direct memory access capability
- . Bus compatible with MC6800
- . Choice of external or on-board clocks
- . 1MHz and 2MHz operation
- . On-the-chip clock options
 - * External single clock input
 - * RC time base input
 - * Crystal time base input
- . 40 and 28 pin package versions
- . Pipeline architecture

MICRO PROCESSORS

SY6502 - 40 Pin Package

V _{ss}	1	40	RES
RDY	2	39	Ø ₂ (OUT)
Ø ₁ (OUT)	3	38	S.O.
TRQ	4	37	Ø ₀ (IN)
N.C.	5	36	N.C.
NMI	6	35	N.C.
SYNC	7	34	R/W
V _{cc}	8	33	DB0
AB0	9	32	DB1
AB1	10	31	DB2
AB2	11	30	DB3
AB3	12	29	DB4
AB4	13	28	DB5
AB5	14	27	DB6
AB6	15	26	DB7
AB7	16	25	AB15
AB8	17	24	AB14
AB9	18	23	AB13
AB10	19	22	AB12
AB11	20	21	V _{ss}


SY6502

- * 65K Addressable Bytes of Memory
- * TRQ Interrupt * NMI Interrupt
- * On-the-chip Clock
 - ✓ TTL Level Single Phase Input
 - ✓ RC Time Base Input
 - ✓ Crystal Time Base Input
- * SYNC Signal
(can be used for single instruction execution)
- * RDY Signal
(can be used for single cycle execution)
- * Two Phase Output Clock for Timing of Support Chips

Features of SY6502

Comments on the Data Sheet

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.



Note: 1. Clock Generator is not included on SY6512,13,14,15
2. Addressing Capability and control options vary with each of the SY6500 Products.

SY6500 Internal Architecture

Synertek®



3050 Coronado Drive, Santa Clara, CA. 95051
(408) 984-8900 TWX 910-338-0135

SY6520

SY6520 PERIPHERAL ADAPTER

DESCRIPTION

The SY6520 Peripheral Adapter is designed to solve a broad range of peripheral control problems in the implementation of microcomputer systems. This device allows a very effective trade-off between software and hardware by providing significant capability and flexibility in a low cost chip. When coupled with the power and speed of the SY6500 family of microprocessors, the SY6520 allows implementation of very complex systems at a minimum overall cost.


Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each of these lines can be programmed to act as either an input or an output. In addition, four peripheral control/interrupt input lines are provided. These lines can be used to interrupt the processor or for "hand-shaking" data between the processor and a peripheral device.

- High performance replacement for Motorola/AMI/MOSTEK/Hitachi peripheral adapter.
- N channel, depletion load technology, single +5V supply.
- Completely Static and TTL compatible.
- CMOS compatible peripheral control lines.
- Fully automatic "hand-shake" allows very positive control of data transfers between processor and peripheral devices.

SY6520

VSS	1	40	CA1
PA0	2	39	CA2
PA1	3	38	IRQA
PA2	4	37	IRQB
PA3	5	36	RS0
PA4	6	35	RS1
PA5	7	34	RES
PA6	8	33	D0
PA7	9	32	D1
PB0	10	31	D2
PB1	11	30	D3
PB2	12	29	D4
PB3	13	28	D5
PB4	14	27	D6
PB5	15	26	D7
PB6	16	25	O2
PB7	17	24	CS1
CB1	18	23	CS2
CB2	19	22	CS0
VCC	20	21	R/W

MICRO-PROCESSORS



Basic SY6520 Interface Diagram

SUMMARY OF SY6520 OPERATION

See SYNTERTEK Microcomputer Hardware Manual for detailed description of SY6520 operation.

CA1/CBI CONTROL

<u>CRA (CRB)</u>		<u>Active Transition of Input Signal*</u>	<u>IRQA (IRQB) Interrupt Outputs</u>
<u>Bit 1</u>	<u>Bit 0</u>		
0	0	negative	Disable--remain high
0	1	negative	Enable--goes low when bit 7 in CRA (CRB) is set by active transition of signal on CA1 (CB1)
1	0	positive	Disable--remain high
1	1	positive	Enable--as explained above

*Note: Bit 7 of CRA (CRB) will be set to a logic 1 by an active transition of the CA1 (CB1) signal. This is independent of the state of Bit 0 in CRA (CRB).

CA2/CB2 INPUT MODES

<u>CRA (CRB)</u>			<u>Active Transition of Input Signal*</u>	<u>IRQA (IRQB) Interrupt Output</u>
<u>Bit 5</u>	<u>Bit 4</u>	<u>Bit 3</u>		
0	0	0	negative	Disable--remains high
0	0	1	negative	Enable--goes low when bit 6 in CRA (CRB) is set by active transition of signal on CA2 (CB2)
0	1	0	positive	Disable--remains high
0	1	1	positive	Enable--as explained above

*Note: Bit 6 of CRA (CRB) will be set to a logic 1 by an active transition of the CA2 (CB2) signal. This is independent of the state of Bit 3 in CRA (CRB).

CA2 OUTPUT MODES

<u>CRA</u>			<u>Mode</u>	<u>Description</u>
<u>Bit 5</u>	<u>Bit 4</u>	<u>Bit 3</u>		
1	0	0	"Handshake" on Read	CA2 is set high on an active transition of the CA1 interrupt input signal and set low by a microprocessor "Read A Data" operation. This allows positive control of data transfers from the peripheral device to the microprocessor.
1	0	1	Pulse Output	CA2 goes low for one cycle after a "Read A Data" operation. This pulse can be used to signal the peripheral device that data was taken.
1	1	0	Manual Output	CA2 set low
1	1	1	Manual Output	CA2 set high

CB2 OUTPUT MODES

<u>CRB</u>			<u>Mode</u>	<u>Description</u>
<u>Bit 5</u>	<u>Bit 4</u>	<u>Bit 3</u>		
1	0	0	"Handshake" on Write	CB2 is set low on microprocessor "Write B Data" operation and is set high by an active transition of the CB1 interrupt input signal. This allows positive control of data transfers from the microprocessor to the peripheral device.
1	0	1	Pulse Output	CB2 goes low for one cycle after a microprocessor "Write B Data" operation. This can be used to signal the peripheral device that data is available.
1	1	0	Manual Output	CB2 set low
1	1	1	Manual Output	CB2 set high

Synertek®



3050 Coronado Drive, Santa Clara, CA. 95051
(408) 984-8900 TWX 910-338-0135


SY6522

SY6522 (VERSATILE INTERFACE ADAPTER)

The SY6522 Versatile Interface Adapter (VIA) provides all of the capability of the SY6520. In addition, this device contains a pair of very powerful interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each of these lines can be programmed to act as either an input or an output. Also, several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves and for counting externally generated pulses. To facilitate control of the many powerful features of this chip, the internal registers have been organized into an interrupt flag register, an interrupt enable register and a pair of function control registers.

- Very powerful expansion of basic SY6520 capability.
- N channel, depletion load technology, single +5V Supply.
- Completely static and TTL compatible.
- CMOS compatible peripheral control lines.
- Expanded "handshake" capability allows very positive control of data transfers between processor and peripheral devices.



MAXIMUM RATINGS

	Symbol	Value	Unit	
Supply Voltage	V _{cc}	-0.3 to +7.0	Vdc	This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.
Input Voltage	V _{in}	-0.3 to +7.0	Vdc	
Operating Temperature Range	T _A	0 to +70	°C	
Storage Temperature Range	T _{stg}	-55 to +150	°C	


Electrical Characteristics (V_{CC} = 5.0V ±5%, V_{SS} = 0, T_A = 0°C to 70°C unless otherwise noted)

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT
Input high voltage (normal operation)	V _{IH}	+2.4	–	V _{cc}	Vdc
Input Low Voltage (normal operation)	V _{IL}	-0.3	–	+0.4	Vdc
Input Leakage current - V _{IN} = 0 to 5 Vdc R/W, \overline{RES} , RS0, RS1, RS2, RS3, CS1, CS2, CA1, Φ 2	I _{IN}	–	±1.0	±2.5	μAdc
Off-state input current - V _{IN} = .4 to 2.4 V V _{cc} = Max, D0 to D7	I _{TSI}	–	±2.0	±10	μAdc
Input high current - V _{IH} = 2.4 V PA0 - PA7, CA2, PB0 - PB7, CB1, CB2	I _{IH}	-100	-250	–	μAdc
Input low current - V _{IL} = 0.4 Vdc PA0 - PA7, CA2, PB0 - PB7, CB1, CB2	I _{IL}	–	-1.0	-1.6	mAdc
Output high voltage V _{cc} = min, I _{load} = -100 μAdc PA0 - PA7, CA2, PB0 - PB7, CB1, CB2	V _{OH}	2.4	–	–	Vdc
Output low voltage V _{cc} = min, I _{load} = 1.6 mAdc	V _{OL}	–	–	+0.4	Vdc
Output high current (sourcing) V _{OH} = 2.4 V V _{OH} = 1.5 V, PB0 - PB7, CB1, CB2	I _{OH}	-100 -3.0	-1000 -5.0	– –	μAdc mAdc
Output low current (sinking) V _{OL} = 0.4 Vdc	I _{OL}	1.6	–	–	mAdc
Output leakage current (off state) \overline{IRQ}	I _{off}	–	1.0	10	μAdc
Input capacitance - T _A = 25°C, f = 1 Mhz R/W, \overline{RES} , RS0, RS1, RS2, RS3, CS1, CS2 DO - D7, PA0 - PA7, CA1, CA2, PB0 - PB7, CB1, CB2 Φ 2 input	C _{in}	– – –	– – –	7.0 10 20	pF pF pF
Output capacitance - T _A = 25°C, f = 1 Mhz	C _{out}	–	–	10	pF
Power dissipation	P _d	–	–	1000	MW


TYPES SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

	Typical I_{OL} (Sink Current)	Typical I_{OH} (Source Current)	Typical Propagation Delay Times		Typical Enable/ Disable Times	Typical Power Dissipation (Enabled)	
			Inverting	Noninverting		Inverting	Noninverting
SN54LS'	12 mA	-12 mA	10.5 ns	12 ns	18 ns	130 mW	135 mW
SN74LS'	24 mA	-15 mA	10.5 ns	12 ns	18 ns	130 mW	135 mW
SN54S'	48 mA	-12 mA	4.5 ns	6 ns	9 ns	450 mW	538 mW
SN74S'	64 mA	-15 mA	4.5 ns	6 ns	9 ns	450 mW	538 mW


SN54LS240, SN54S240 ... J
SN74LS240, SN74S240 ... J OR N
(TOP VIEW)



SN54LS241, SN54S241 ... J
SN74LS241, SN74S241 ... J OR N
(TOP VIEW)



SN54LS244 ... J
SN74LS244 ... J OR N
(TOP VIEW)




- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins

description



These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical \bar{G} (active-low output control) inputs, and complementary G and \bar{G} inputs. These devices feature high fan-out, improved fan-in, and 400-mV noise-margin. The SN74LS' and SN74S' can be used to drive terminated lines down to 133 ohms.

schematics of inputs and outputs

'LS240, 'LS241, 'LS244



'S240, 'S241



'LS240, 'LS241, 'LS244;
R = 50 Ω NOM
'S240, 'S241:
R = 25 Ω NOM

TTL MSI

TYPES SN54100, SN74100 8-BIT BISTABLE LATCHES

BULLETIN NO. DL S 7211830, DECEMBER 1972

SN54100 . . . J OR W PACKAGE
SN54100 . . . J OR N PACKAGE
(TOP VIEW)

logic

FUNCTION TABLE
(Each Latch)


INPUTS		OUTPUTS	
D	G	Q	\bar{Q}
L	H	L	H
H	H	H	L
X	L	Q_0	\bar{Q}_0

H = high level, X = irrelevant
 Q_0 = the level of Q before the high-to-low transition of G

description


These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was setup at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

These circuits are completely compatible with all popular TTL or DTL families. All inputs are diode-clamped to minimize transmission-line effects and simplify system design. Typical power dissipation is 40 milliwatts per latch. The SN54100 is characterized for operation over the full military temperature range of -55° to 125°C ; the SN74100 is characterized for operation from 0°C to 70°C .




NC—No internal connection

functional block diagram (each latch)



schematic (each latch)



Resistor values shown are nominal and in ohms.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	5.5 V
Intermitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54100	-55°C to 125°C
SN74100	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except Intermitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor. For this circuit, this rating applies between the enable and D inputs of any latch.

TYPES SN54157, SN54L157, SN54LS157, SN54LS158, SN54S157, SN54S158, SN74157, SN74L157, SN74LS157, SN74LS158, SN74S157, SN74S158 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

BULLETIN NO. DL-S 7711847, MARCH 1974—REVISED AUGUST 1977

features

- Buffered Inputs and Outputs
- Three Speed/Power Ranges Available

TYPES	TYPICAL AVERAGE PROPAGATION TIME	TYPICAL POWER DISSIPATION
'157	9 ns	150 mW
'L157	18 ns	75 mW
'LS157	9 ns	49 mW
'S157	5 ns	260 mW
'LS158	7 ns	24 mW
'S158	4 ns	195 mW

applications

- Expand Any Data Input Point
- Multiplex Dual Data Buses
- Generate Four Functions of Two Variables (One Variable Is Common)
- Source Programmable Counters

description

These monolithic data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The '157, 'L157, 'LS157, and 'S157 present true data whereas the 'LS158 and 'S158 present inverted data to minimize propagation delay time.

FUNCTION TABLE

INPUTS		OUTPUT Y			
STROBE	SELECT	A	B	'157, 'L157, 'LS157, 'S157	'LS158, 'S158
H	X	X	X	L	H
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	X	H	H	L


H = high level, L = low level, X = irrelevant

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage: '157, 'L157, 'S158	5.5 V
'LS157, 'LS158	7 V
Operating free-air temperature range: SN54', SN54L', SN54LS', SN54S' Circuits	-55°C to 125°C
SN74', SN74L', SN74LS', SN74S' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

SN54157, SN54LS157, SN54S157 ... J OR W PACKAGE
SN54L157 ... J PACKAGE
SN74157, SN74L157, SN74LS157, SN74S157 ... J OR N PACKAGE
(TOP VIEW)





SN54LS158, SN54S158 ... J OR W PACKAGE
SN74LS158, SN74S158 ... J OR N PACKAGE
(TOP VIEW)





**TYPES SN54LS157, SN54LS158, SN54S157, SN54S158,
SN74LS157, SN74LS158, SN74S157, SN74S158**
QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

functional block diagrams




schematics of inputs and outputs




SENSE
WRITE
READ
MOTOR
+5
GROUND


CB = .1 ufd E





PET CPU BOARD

ASS CAPACITORS






TIP 29 = NPN
 TIP 30 = PNP



Y2 & Y6 TO VERT. COIL ON
 DEFLECTION YOKE
 Y4 & Y0 TO HORIZ. COIL ON
 DEFLECTION YOKE



VIDEO MONITOR
 COMMODORE PET MODEL 1200 SN# 11151
 PET-SHACK SOFTWARE HOUSE